|
Julien
Ardelean
|
|
---------------------------------------------------------------------------
|
|
22 Avenue Emile Zola
75015 Paris FRANCE
Phone/Fax: +33.1.45.71.01.54
Mobile: +33.6.15.14.89.64
Email: julien.ardelean@free.fr
|
|
|
|
|
|
------------------------------
|
|
SKILLS
|
|
ˇ
|
IC Development Solution Provider
and Change Management Mastership
|
|
ˇ
|
Services Business
Development and Service Area Management
|
|
ˇ
|
Group/Team and
Programme/Project Management
|
|
ˇ
|
Analog/Mixed-Signal IC
Design Experience since 1980
|
|
|
|
|
------------------------------
|
|
PROFESSIONAL
HIGHLIGHTS
|
|
Free-Lance
Independent Consultant in Europe
|
|
IC Development Solution Provider
|
|
Paris, FRANCE 1999 - Present
|
|
------------------------------
|
|
ˇ
|
Analog/MS IC Development
Solution Provider
|
|
ˇ
|
Analog/MS Service Area
Business Development and target Proposals Negotiations
|
|
ˇ
|
Analog/MS IC projects
management, development and delivery
|
|
ˇ
|
Projects in several DSM
CMOS/BiCMOS technologies for applications in: automotive, power
management, converters, SerDes, PLLs, bandgaps,
amplifiers, etc. Some examples.
|
|
ˇ
|
Major clients include:
Cadence Design Systems, STMicroelectronics/Accent, Catalyst
Semiconductor, Robert Bosch GmbH, Coventor,
ACCO RF Design, TranSwitch, iRoC Technologies, austriamicrosystems,
TTTech/TTChip, CERN, ESRF, Intertechnique
|
|
|
|
|
CADENCE DESIGN
SYSTEMS
|
|
Analog and Back-End Design Group Manager,
Project Manager
|
|
Paris, FRANCE 1996 - 1999
|
|
------------------------------
|
|
ˇ
|
Resource Management and coordination
of the analog/digital back-end consultants team; Business Development;
Reengineering
|
|
ˇ
|
Several
analog/mixed-signal IC development projects;
clients: Philips, STM, Alcatel, Ericsson, Motorola
|
|
ˇ
|
Applications in automotive,
E2PROM, smart-card, data transmission,
telecom and multimedia
|
|
ˇ
|
Design Process
Optimisation projects
|
|
|
|
|
IN2P3 / LAL
|
|
IC Design Group Manager
|
|
Orsay, FRANCE 1989 - 1996
|
|
------------------------------
|
|
ˇ
|
IC Design Group Manager:
research engineers team management;
project definition and negotiation; full-custom analog/MS IC design
for High-Energy Physics experiments using different technologies
from several vendors (STM, Vitesse, Alcatel,
AMS, Orbit)
|
|
ˇ
|
Mixed-signal RadHard SOI technology development, for Atmel
production
|
|
ˇ
|
Over 30 designs,
production quantities for CERN experiments; quality/reliability
insurance
|
|
ˇ
|
Circuit functions: low-noise
charge/current preamplifiers, large-bandwidth amplifiers, shapers,
discriminators, analog pipeline memory, ADCs, etc.
|
|
|
|
|
ANDA Sarl
|
|
IC Development Consultant
|
|
Paris,FRANCE 1988 - 1989
|
|
------------------------------
|
|
ˇ
|
Architecture design for
matrix addressing of public transportation
|
|
ˇ
|
Logic simulations on
Daisy CAD software.
|
|
|
|
|
JAEGER-VEGLIA
/ MAGNETTI-MARELLI
|
|
ASIC Design Engineer for Automotive Applications
|
|
Levallois-Perret, FRANCE 1988
|
|
------------------------------
|
|
ˇ
|
Team member, development
responsibility for 2 IC designs representing
the analog part of a board processor
|
|
ˇ
|
Developments made on
Daisy Vlab simulator
|
|
ˇ
|
Foundry services from
Texas Instruments and Motorola
|
|
|
|
|
MICROELECTRONICA
|
|
Head of CMOS ICs Development Division
|
|
Bucharest, ROMANIA 1982 - 1987
|
|
------------------------------
|
|
ˇ
|
Prototype design
management and fabrication(STM process) management;
Customer support
|
|
ˇ
|
27 type of IC in
different technologies;
CMOS ASIC library design and support
|
|
ˇ
|
SPICE simulator
implementation and support
|
|
|
|
|
IPRS BANEASA
|
|
Design Engineer for Bipolar ICs
|
|
Bucharest, ROMANIA 1980 - 1982
|
|
------------------------------
|
|
ˇ
|
Several types of bipolar
OpAmps, voltage references, etc.
|
|
ˇ
|
Bipolar transistor
modelling software programs development
|
|
|
|
|
------------------------------
|
|
FORMAL
EDUCATION and CERTIFICATION
|
|
SAP
|
|
Project Management Training and Certification
|
|
San José, CA USA 1998
|
|
------------------------------
|
|
ˇ
|
January 1998
|
|
ˇ
|
SAP R/3 Super User for the
Project Management module
|
|
|
|
|
PA Consulting
|
|
Project Management Training and Certification
|
|
London, UK 1997
|
|
------------------------------
|
|
ˇ
|
May 1997
|
|
ˇ
|
Project Management and
Change Management Mastership
|
|
|
|
|
EUROCHIP
|
|
Advanced Analog Digital Design Course
|
|
Louvain-La-Neuve, BELGIUM 1995
|
|
------------------------------
|
|
ˇ
|
Advanced analog and
digital front-end design techniques;
low-power, low-current design techniques for communications
|
|
ˇ
|
Advanced analog back-end
design
|
|
|
|
|
IN2P3 / CNRS
|
|
Advanced Summer School on HEP Detectors
|
|
La-Londe-Les-Maures, FRANCE 1991
|
|
------------------------------
|
|
ˇ
|
High-Energy Physics
Detectors architecture
|
|
ˇ
|
Advanced description of
LEP experiments at CERN, Geneva
|
|
|
|
|
CAD Tools Providers
|
|
Several CAD Tools User Courses
|
|
FRANCE 1986 - 1996
|
|
------------------------------
|
|
ˇ
|
User courses from: SILVAR-LISCO,
DAISY, CALMA, VALID, COMPAS, MENTOR-GRAPHICS, AVANT!, CADENCE DESIGN
SYSTEMS
|
|
|
|
|
Polytechnic Institute / University of Bucharest
|
|
Artificial Intelligence Course
|
|
Bucharest, ROMANIA 1984
|
|
------------------------------
|
|
ˇ
|
Artificial Inteligence concepts;
New generation computers architecture;
Advanced programming languages and synthax
(LISP, Prolog)
|
|
|
|
|
Polytechnical Institute / University of Bucharest
|
|
MSc and Engineer Degrees
|
|
Bucharest, ROMANIA 1980
|
|
------------------------------
|
|
ˇ
|
Electronics/Microelectronics
degree - Electronics/Telecommunications Dept.
|
|
ˇ
|
Summa cum laude (GPA
10/10)
|
|
|
|
|
------------------------------
|
|
MISCELLANEOUS
|
|
ˇ
|
Several technical publications;
holds one patent
|
|
ˇ
|
Teaching experience at
university level;
currentlty associate professor at ISEP (Paris, FRANCE)
|
|
ˇ
|
Born July 17th, 1956
|
|
ˇ
|
French Nationality
|
|
|
|
|
---------------------------------------------------------------------------
|
